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Abstract—A voltage sensorless controller is developed 
for a two-switch single-phase rectifier that involves power 
factor correction and active pulsating power buffering 
without electrolytic capacitors. While a two-switch rectifier 
normally requires four sensed signals for control, only one 
current sensor is required in this proposal, thereby offering 
advantages such as low cost, high compactness, isolation 
between control and power circuits, and improved 
reliability. While the basic operating principle follows that 
of a conventional voltage sensorless controller for single-
switch converters, several critical design considerations 
are the key to the success of the implementation which is 
explained in detail. The feasibilities of the controller are 
experimentally testified with a 100-W rectifier prototype 
regarding both steady-state and dynamic performance. 
 
Index Terms— Voltage sensorless control, single-phase 
ac-to-dc converters, power decoupling, two-switch rectifier. 
 
I. INTRODUCTION 
ingle-phase power converters require substantial energy 
storage to buffer their inherent double-line frequency 
pulsating power [1]. It is widely known that conventional 
single-phase converters employing electrolytic capacitors (E-
caps) on the dc-link as a passive pulsating power buffer (PPB) 
are bulky and unreliable [2]–[4]. Recently, there is a growing 
demand for high power density, high efficiency, and high 
reliability (H3) single-phase PFC rectifiers in the market [5]–
[12]. Subsequently, new single-phase solutions with active PPB 
without E-caps have been proposed [13]–[15]. As opposed to 
the conventional PFC rectifiers, the PPB capacitor (see Cb in 
Fig. 1) is detached from the dc-link and connected to a third 
ripple port. Therefore, Cb can be greatly reduced by increasing 
its voltage fluctuation, and non-E-caps with high energy density 
and reliability, such as film or ceramic capacitors, can be used 
in lieu of E-caps to achieve high compactness and long lifetime 
[16] –[18].  
In general, the control of an active PPB-based single-phase 
PFC rectifier require at least four sensors (see Fig. 1): 
(i) an ac voltage sensor for detecting the phase angle of the 
source voltage which is then used to generate the ac current 
reference iac* for power factor control; 
(ii) a dc-link voltage sensor for regulating dc-link voltage and 
overvoltage protection; 
(iii) a ripple port voltage sensor for active pulsating-power-
buffering control; 
(iv) inductor current sensor(s) for achieving closed-loop 
power factor control, dc voltage regulation, active pulsating 
power buffering control, and overcurrent protection. 
The use of four or more sensors (together with their associated 
isolated power supplies) increases the complexity of control 
circuitry. For applications with very stringent cost and space 
requirements (such as retrofit LED lighting application), the use 
of many sensors is unviable [19]. Additionally, the quality of a 
sensed signal is usually subjected to the amount of electrical 
noise coupled from the switching power converters. Distortion 
to any of the sensed signals could easily lead to system 
instability and deteriorate the overall reliability. Based on the 
above two considerations, a reduction in the required number 
of sensors is highly desired. In [20], a current sensorless control 
method is proposed to eliminate one inductor current sensor in 
the active PPB circuit. However, four sensors (an ac voltage 
sensor, a dc-link voltage sensor, a ripple port voltage sensor, 
and an inductor current sensor in the ac/dc converter) are still 
needed for the overall system control. To the best of our 
knowledge, no method for achieving a minimum number of 
sensors for a switched mode rectifier with PFC and PPB has 
been reported.  
Cb
+
vdc
−
Single-phase 
converter+
vac
−
+ vc −
iL

t
vac
t
 
vc 
t
vdc
  
Fig. 1. A generic three-port model of a single-phase power converter 
with an active PBB together with its operating waveforms. 
In this paper, a voltage sensorless controller is implemented 
for a type of active PPB-based single-phase rectifier featuring 
only one inductor [21]. Only one inductor current sensor is 
needed. The sensed inductor current is used for two functions, 
namely, (i) as a feedback and feedforward signal to generate the 
control signals for PFC, dc-link voltage regulation and active 
PPB; (ii) to estimate the ac voltage, the dc-link voltage, and the 
ripple port voltage of the rectifier. Voltage sensorless control 
based on sensing the inductor current has been previously 
reported in [22]–[24] for a family of single-switch dc/dc and 
ac/dc converters. However, existing methods cannot be directly 
applied to an active-PPB-based rectifier having typically two or 
more active switches, as they involve more switching states, 
and more state variables need to be determined to accomplish 
the control [22]–[24]. This paper focuses on the design aspect 
and demonstrates a single-current-sensor solution (specifically 
for active-PPB-based rectifiers) that can accurately distinguish 
all the switching states while simultaneously estimating all the 
three voltage signals. The basic principles of the voltage 
sensorless control are explained in Section II. Guidelines for 
designing the amplitude-modulation demodulators (AMD) and 
the differentiator for a practical implementation of the 
controller are included in Section III with the challenges 
highlighted. The limitations of the control method are also 
discussed. In Section IV, the feasibility and the performance of 
the voltage sensorless controller are examined experimentally 
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with a 100-W prototype. Finally, Section V concludes the 
paper. 
II. PRINCIPLES OF VOLTAGE SENSORLESS CONTROL 
The circuit topology of the studied active-PPB-based rectifier 
is shown in Fig. 2(a) [21]. The selection of this 2-switch PFC 
rectifier for demonstrating the voltage sensorless control is due 
to its topological simplicity. Among all active PPB-based 
single-phase solutions reported thus far, this rectifier utilizes the 
minimum number of active switches and inductors. Therefore, 
the number of switching states involved and the current 
measurement needed is minimal. Fig. 2(a) also shows an 
overview of the controller structure, with the detailed 
implementation showed in Fig. 2(b). 
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Fig. 2. (a) Overall circuit diagram and (b) block diagram of the voltage 
sensorless controller of the proposed converter system. 
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Fig. 3. The equivalent circuit of the rectifier in each of the four operation 
states: State 1–State 4. 
With two active switches and assuming a continuous 
conduction mode (CCM) of operation, the rectifier has four 
switching states, i.e., {SA, SB} = {1, 0}, {0, 1}, {0, 0}, and {1, 
1}. The equivalent circuit of the corresponding switching states 
is shown in Fig. 3. Here, the front-end electromagnetic 
interference (EMI) filter is excluded for the ease of analysis. Dr 
is an equivalent representation of the diode bridge rectifier. 
In state 1, the inductor L is charged by |𝑣𝑎𝑐|(t). The inductor 
voltage vL,1 is  
 , 1 state 1 0.L ac Lv v L di dt     (1) 
In state 2, the inductor L is discharged by the load Ro, i.e.,  
 
, 2 state 2
0.
L dc L
v v L di dt      (2) 
In state 3, the PPB capacitor Cb is switched into the circuit and 
is charged by inductor current iL. Consequently (noting that 
c ac dc
v v v  ) 
 , 3 state 3 0.L ac c Lv v v L di dt      (3) 
Finally, in state 4, Cb is discharged with current iL, and the 
inductor voltage vL,4 is  
 , 4 state 4 0.L c dc Lv v v L di dt      (4) 
By adjusting the duty ratio of state 3 and state 4, the 
instantaneous power flowing into and out of the PPB capacitor 
Cb can be precisely controlled, thereby achieving active PPB. 
Assuming a unity power factor, zero power loss, and a fixed 
output power, the instantaneous power at the ac and dc side of 
the rectifier (i.e., pac(t) and pdc(t), respectively) and the typical 
inductor voltage waveforms for the positive half line period are 
shown in Fig. 4(a). The waveforms in the negative half line 
period are identical and are not repeated. 
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Fig. 4. (a) Typical time-domain inductor voltage waveform for the 
positive half line period, and characteristics of the inductor voltage 
during PPB capacitor (b) charging phase, (c) discharging phase. 
As shown, when pac(t) > pdc(t), the PPB capacitor operates in 
the charging phase (ωt/4, 3/4)), where ω is the angular line 
frequency. The active switching states are state 1, 2 and 3. Thus, 
vL has three voltage levels, V1= vL,1, V2= vL,2, and V3= vL,3 (see 
Fig. 4(b)). According to equation (1)‒(3), the variables|𝑣𝑎𝑐|(t), 
vdc(t), and vc (t) can be estimated from the envelopes of vL: 
     ,1 ,ac Lv t v t
)
  (5) 
    , 2 ,dc Lv t v t 
)
  (6) 
      ,1 ,3 ,c L Lv t v t v t 
) )
  (7) 
where operator 
)
g  represents the envelope of the signal. The 
approximations adopted in (5)‒(7) are justified as the switching 
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frequency is generally much faster as compared to the rate of 
change of |𝑣𝑎𝑐|(t), vdc(t), and vc (t).  
Similarly, when pac(t) ≤ pdc(t), the PPB capacitor is operating 
in the discharging phase (ωt0,/4)(3/4, )). The active 
switching states are state 1, 2, and 4 (see Fig. 4(c)). vL also has 
three voltage levels, V1= vL,1, V2= vL,2, and V4= vL,4. |𝑣𝑎𝑐|(t) and 
vdc(t) can still be estimated using (5) and (6), but vc must be 
estimated using (according to (1), (2) and (4)) 
      ,4 ,2 .c L Lv t v t v t 
) )
  (8) 
The need for a different state-estimation algorithm poses the 
first design challenge to the sensorless controller 
implementation compared to that in a conventional single-
switch converter. The duty ratios d1‒d4 with respect to each 
switching states during the charging and discharging phases of 
the PPB are listed in Table I according to [21]. 
Table I. Theoretical Duty Cycles d1‒d4 during different operating phases. 
 d1 d2 d3 d4 
Charging phase 
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ac dc
i i
i i


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ac dc
i
i i
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ac dc
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i i
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ac dc
i
i i
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ac dc
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i i
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
 0 
c
ac dc
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i i
 
Based on the above discussions, a schematic diagram of the 
voltage sensorless controller that can estimate |𝑣𝑎𝑐|(t), vdc(t), 
and vc (t) using only the measurement of the inductor current iL 
is shown in Fig. 2(b). Here the inductor current to voltage 
converter (ICVC) block is used to obtain a scale down and 
filtered inductor voltage vL signal (i.e., v''L) from iL; the 
demultiplexer is used to decode the switching inputs (SA, SB) to 
differentiate the switching states  and to route the associated v''L 
(i.e., v''L,i) to one of the four amplitude modulation demodulator 
(AMD) channels; the AMD is used for envelop reconstruction; 
finally, the calculation block is used to process the envelop 
signals and yield all the voltage signals needed based on (5)‒ 
(8). Detailed design of the ICVC, the AMD, and other design 
considerations are discussed as follows. 
III. DETAILED DESIGN CONSIDERATIONS 
A. Compensation for the Voltage Drops of the System 
Parasitic Elements 
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Fig. 5. Inductor model with consideration of the winding resistance. 
The discussions in Section II are based on an ideal inductor 
model without considering the power loss. A more accurate 
inductor model should incorporate the winding resistance rL, as 
shown in Fig. 5. With this model, the inductor voltage vL is 
related to its current iL by  
 .L
L L L
di
v L r i
dt
    (9) 
The ICVC can be constructed by summing the outputs of a 
differentiator and a proportional gain amplifier as shown at the 
bottom of Fig. 5 with 
 ,L
L d L L d L
di
v T L r i T v
dt
 
    
 
  (10) 
where Td is the time constant of the differentiator. For the 100 
W prototype adopted in this work, the peak inductor current of 
the rectifier is iL_peak = 2.29 A and the voltage drop in rL (i.e., 
0.2 Ω) is 0.458 V, which is 0.3% of vL,1, 0.4% of vL,2, 0.3% of 
vL,3, and 0.2% of vL,4, and are almost negligible. Therefore, the 
proportional compensation term is neglected in the final design. 
For applications where the voltage drop in rL constitutes a more 
significant portion of vL, the proportional term must be included 
to improve the estimation accuracy. 
B. Design of the Differentiator 
 
(a)          (b) 
Fig. 6. (a) Time differentiator circuit used in the prototype and (b) its s-
domain block diagram. 
Fig. 6(a) illustrates the time differentiator circuit employed in 
the design. Given CaRa = CbRb, the transfer function of the 
differentiator circuit can be derived as 
  
   
2
( ) ,
L d
diff
L c
v s K s
G s
i s s 

 

  (11) 
where Kd=−(CaRb)−1,ωc=(CaRa)−1=(CbRb)−1. (11) indicates that 
the differentiator circuit also incorporates a critically-damped 
second-order low-pass term with a cut-off frequency at ωc. The 
equivalent s-domain block diagram is shown in Fig. 6(b). Note 
that the output of the differentiator circuit v''L differs from the 
scaled inductor voltage signal v'L given in (10) due to the extra 
low-pass filter term. On designing the cut-off frequency of the 
differentiator circuit, the following considerations should be 
taken: 
(i) v'L should be extracted as accurately as possible; 
(ii) high-frequency noise (e.g. due to the ringing of iL and/or the 
EMI coupled to the printed circuit board of the differentiator 
circuit) should be attenuated as much as possible. 
Following the above guidelines, the design of ωc can be 
quantified by studying the power spectrum of v''L relative to that 
of v'L. Firstly, as v'L is a scaled version of vL, the instantaneous 
v'L can be expressed in a compact form as  
 
       
 
, , , /2
0
1, 1,
2, 1, 2,
3, 2, 3,
4, 3, 4,
 and 
,
1
M
L L k L k L k l
k
k s s k
k s k s k
k s k s k
k s k s k s
v t v t v t v t T
V kT t kT t
V kT t t kT t
V kT t t kT t
V kT t t kT t k T

     
   
     
 
    
       

  (12) 
where Tl/2 is the half line period, M is the number of switching 
cycles per Tl/2 (M≈Tl/2* fs, fs is the switching frequency), v'L,k (t) 
is the v'L (t) signal during the kth switching cycle, V'i,k = Td Vi,k 
is the voltage levels of v'L,k (t) for switching state i, and ti,k = di,k 
Ts is the time interval of switching state i with di,k being the 
corresponding duty ratios. As v'L (t) is symmetrical about ωt = 
π, only the spectrum in the positive half line period is calculated. 
The total energy of v'L(t) in the kth switching cycle is  
  
 
 
4
1 2 2
, , , ,
1
,
s
k T
L k L k i k i k s
kT
i
E v t dt V d T


    
     (13) 
and the average power spectrum of v'L(t) over Tl/2 is 
 
,
0/2
1
.
M
L L k
kl
P E
T 
     (14) 
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On the other hand, the power spectrum of v''L can be 
calculated in the frequency domain according to Parseval 
theorem. If the cutoff frequency of the differentiator circuit is 
selected as ωc = mωs = 2mπfs, where m is an integer to be 
designed, then the total energy of v''L (t) in the kth switching 
cycle is  
      
4 4
2 22
, , , , , , ,
1 1 1
0 2 ,
mM mM
L k L i k L i k L i k
i q mM i q
E X q X X q
   
 
    
 
     (15) 
where XL,i,k (q) is the coefficient of the qth harmonics of the 
Fourier series of v'L,i,k (t) where, 
  
, ,
, ,
, / 2
0
  = 1, 2, 3, 4,
0
i k i k
L i k
i k l
V t t
v t i
t t T
  
  
 
，   (16) 
and  
   /
,
2
2
( /2)
,
, ,
/2
,
/2
,
sin .
s
l
s i kkT d
i k
q
j T
i k s T
L i k s
l
i
l
k
V q T
X q T c e
T T
d
d

 
   (17) 
The averaged power spectrum of v''L over Tl/2 is then  
 
,
0/2
1
.
M
L L k
kl
P E
T 
     (18) 
The ratio ρ = P''L / P'L can then be used as a relative measure 
of the signal extraction capability of the differentiator.  
Fig. 7 illustrates the calculated ρ versus m based on Vi,k and 
di,k values in Table I. Evidently, a larger m (i.e., a higher ωc) 
gives a higher ρ and thus a better signal extraction which is 
desirable.  
ρ(%) dmin (%)
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Fig. 7. Theoretical ρ and dmin versus m. 
On the other hand, ωc also determines a minimum duty ratio 
dmin that can be distinguished for switching state i. When di < 
dmin, V'i,k cannot be detected accurately. dmin is an important 
design variable that poses the second design challenge in the 
controller implementation as di may become zero. This can be 
explained by studying the step response vLP of a critically-
damped second-order low-pass filter: 
    1 1 .ctLP cv t t e



     (19) 
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(a)         (b) 
Fig. 8. The dynamic waveforms of v''L given v'L(t) in (a) the PPB charging 
phase and (b) the PPB discharging phase. 
(19) indicates that the settling time of the low-pass filter is 
approximately tsettle ≈ 6/ωc for the output to settle within  2% 
of the steady-state error band. Fig. 8(a) and (b) show the 
waveforms of v''L given v'L during PPB charging and 
discharging phase, respectively. Clearly, dmin can be resolved as  
 min 3 .settle sd t T m    (20) 
Based on (20), the relationship between m and dmin is 
calculated and shown in Fig. 7. As m increases, dmin decreases. 
A smaller dmin is highly desirable as it ensures a wider 
applicable range of the voltage sensorless controller. 
Considering both ρ and dmin, m can be selected in the range of 
15 and 25. In our prototype design, m=20 is chosen, leading to 
ρ= 98.22% and dmin = 4.78%. 
C. Design of the AMD Circuits 
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(a)           (b) 
Fig. 9. (a) The AMD circuit in the prototype, and (b) typical input and 
output waveforms of AMD circuit in the kth switching cycle. 
The design of the AMD circuit mainly involves the 
determination of the time constant of the RC network, i.e., 
τ=RC. As there are four switching states, four AMD circuits are 
required. Fig. 9 illustrates the typical input and output 
waveforms of an AMD circuit during the kth switching cycle. 
The output signal vAMD_out,k is required to follow the envelope of 
the input signal vAMD_in,k (i.e., _ ,AMD in kv ) within a tolerance band. 
The diode D is an equivalent representation of the internal 
switch of the demultiplexer. The AMD design is more 
challenging than that in traditional wireless communication 
applications (where the carrier is pure sinusoidal waveform) as 
the signal carrier is a pulsed signal with a time-varying pulse 
width. From Fig. 9, it follows that 
 
 
 
 
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1
_ , 1
_ ,
_ , 1 1
,
1
s
AMD in k s s
t kT t
AMD out k
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v t kT t kT t
v t
v kT t e kT t t k T
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  

 
     
  (21) 
and  
 
 
     
_ , 1
_ ,
1 _ , 1 1
,
1
AMD in k s s
AMD in k
s AMD in k s s s
v t kT t kT t
v t
c t kT t v kT t kT t t k T
   
 
       
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 (22) 
where 
   _ , _ , 1
1
1
AMD in k s AMD in k s
s
v k T v kT t
c
T t
    


. To meet 
the design requirement, vAMD_out,k and _ ,AMD in kv must satisfy  
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_ , _ ,
,
_ ,
1 1
,
1
AMD out k s AMD in k s
AMD k
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v k T v k T
e
v k T

        
 
  
)
)   (23) 
where ε is the desired tolerance band (ε[0,1]), eAMD,k is the 
maximum relative error between vAMD_out,k and _ ,AMD in kv
)
 within 
the kth switching cycle. To simplify the analysis, it is also 
assumed that vAMD_in,k(kTs) ≈ vAMD_in,k(kTs+t1) = V'k, where, V'k = 
V'i,k for switching state i. Solution of (21)‒(23) gives the design 
criteria of τ as 
 
1 1 1
   
  
    (24) 
where    1 1max 0, ln 1 /s k kt T V V          , and 
   1 1ln 1 /s k kt T V V        . 
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A smaller ε gives a higher envelope predicting precision. 
However, (24) suggests that the upper/lower boundaries τα/τβ of 
τ decreases/increases with a decrease of ε. That is, the selection 
range of τ shrinks as ε decreases. If ε is too small, there will be 
no solution for τ covering the whole operating range (where 
di>dmin). Fig. 10 depicts the 1/τα and the 1/τβ curves for the 
critical (and minimum) value of εmin during the positive half line 
period when there exists only one solution for τ. εmin can be 
numerically calculated by solving  
 
 
 
 
 
1 2 1 2
1 1
, ,
min max ,0 ,
t t t t t t
t t 
     
    
 
      (25) 
for envelope prediction in switching states 1 and 3, and  
 
 
 
 
 1 1
0, 0,
min max ,0 ,
t t
t t 
   
    
 
      (26) 
for switching state 2, and  
 
   
 
   
 
1 2 1 2
1 1
0, , 0, ,
min max ,0 ,
t t t t t t
t t 
       
    
   
      (27) 
for switching state 4, where ωt1 and ωt2 are the critical angular 
frequencies satisfying di (ωt1)= di (ωt2) = dmin as designed in 
(20). Once εmin is determined, the corresponding τ can be 
calculated by substituting εmin back to (25)–(27). The theoretical 
εmin and the corresponding 1/τcritical are tabulated in Table II 
(assuming that dmin=4.78%). For 1/τcritical =0 (i.e., τcritical →∞) 
in switching state 2 and 3, design is not possible. A larger ε 
value than εmin leads to a more practical τ value that can be 
implemented. With off-the-shelf components, a possible set of 
ε and τ values is also given in Table II.  
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Fig. 10. The upper and lower boundaries (i.e., 1/τα,1/τβ) and the 1/τcritical 
curves for the critical value of εmin during the positive half line period for 
(a) switching state 1, (b) switching state 2, (c) switching state 3, and (d) 
switching state 4. 
 
Table II. Critical, Designed, and Measured Values of ε and 1/τ. 
 
Switching 
State 1 
Switching 
State 2 
Switching 
State 3 
Switching 
State 4 
εmin 0.2 0 0.01 0.0045 
1/τcritical (Hz) 600 0 0 150 
εdesign 0.21 0.001 0.02 0.009 
1/τdesign (Hz) 577 45 300 300 
εreal 
(experimental) 
0.22 0.012 0.05 0.05 
D. Further Considerations 
As mentioned, there is a dmin for recovering V'i,k. Due to the 
exponential decaying term in (19), v''L,i (t) quickly approaches 
zero when di < dmin. According to Fig. 2(b), the output signal of 
the ith AMD circuit, i.e.,  ,L iv t
)
, can then be simplified as 
  
 
min
,
, min
0 0
,
i
L i
L i i
d d
v t
v t d d
 
  

)
)   (28) 
assuming that (i) the AMD circuit is perfect with zero envelope 
tracking error, (ii) ωc →∞ (no low-pass filter), and (iii) Kd = 1 
(no voltage scaling). Clearly, when 0< di < dmin, the error 
between  ,L iv t
)
and  ,L iv t
)
 is significant if  ,L iv t
)
is not close to 
zero. A large estimation error will disturb the normal operation 
of the system, which must be avoided. This poses the third 
design challenge. To further explain this issue, Fig. 11 shows 
the expected and the estimated inductor voltage envelope (i.e., 
 ,L iv t
)
and  ,L iv t
)
) versus di according to (28). 
It is shown that in switching state 1,  
   (29) 
Equation (29) is justified for the reason that 
 for ωt0, ωt1][ωt2, ] as dmin is small 
and ωt1 ≈0 and ωt2 ≈ π. In switching state 2, as d2 is always 
larger than dmin,  can always be accurately predicted 
using throughout the operating range. In switching state 
3, ωt1 ≈  π/4, and ωt2 ≈  3π/4. As , 
cannot be predicted by  during ωt[/4, ωt1][ωt2, 
3/4] even if dmin is small. Similarly, cannot be predicted 
by  during ωt[ωt1, /4,][3/4, ωt2]. 
Based on , the expected values of |𝑣𝑎𝑐|(t), vdc (t), and 
vc(t) and their estimations (i.e., |?̂?𝑎𝑐|(t), ?̂?𝑑𝑐(t), and ?̂?𝑐(t)) can be 
found and are shown in Fig. 12. Due to the dmin constraint 
imposed by the differentiator design, a significant voltage dip  
 
   
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,1 1 2
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)
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Fig. 11. Waveforms of the expected and estimated inductor voltage in switching (a) state 1, (b) state 2, (c) state 3, and (d) state 4, assuming (i) zero 
envelope tracking error, (ii) ωc →∞, and (iii) Kd = 1. 
 
(a)                  (b)                 (c) 
Fig. 12. Waveforms of the expected and estimated voltages of acv , vdc, and vc. 
can be observed in ?̂?𝑐(t) at around ωt ≈ π/4 and 3π/4. On the 
other hand, |?̂?𝑎𝑐|(t) and ?̂?𝑑𝑐(t) are highly accurate as compared 
to their expected signals. To solve the voltage dipping issue, 
?̂?𝑐(t) is deliberately held constant during the voltage dipping 
intervals, as illustrated in Fig. 12 (as red dotted lines). This is 
plausible since (i) the rate of change of vc(t) near ωt = π/4 and 
3π/4 is approximately zero and thus vc(t) is almost constant and 
(ii) vc is symmetrical around ωt = π/4 and 3π/4. The signal 
holdup can be easily achieved using either an analog or a digital 
controller. In this work, the digital approach is employed. Other 
advanced signal interpolation techniques can be further applied 
to reduce the estimation errors as and when required. 
A second consideration is the effect of the inductor tolerance 
to the estimation accuracy. According to the principles of the 
proposed voltage sensorless control, the estimated voltages are 
directly proportional to the inductance L. If the actual 
inductance is L while the predicted inductance is ?̂?, the true 
voltage v and the estimated voltage ?̂? shall satisfy: 
   (30) 
Therefore, the voltage estimation error relative to the true 
voltage signal is erelative = |?̂? 𝐿⁄ − 1|. For example, when L has 
a 10% tolerance, erelative = 10%. The voltage estimation errors 
will lead to voltage offsets during system operation but will not 
lead to input current distortion. With this voltage sensorless 
control method, it is crucial to estimate the inductance 
accurately, which may not be viable for mass production. An 
alternative method which may improve the voltage prediction 
accuracy is to use a coupled winding to obtain the voltage 
information across the inductor [25]. Following the principle of 
a simple transformer, this approach requires no knowledge of 
L. The secondary-side voltage is simply scaled by the 
transformer’s turns ratio which can be determined precisely and 
conveniently. On top of that, this approach eliminates the need 
for a differentiator circuit which is not only susceptible to 
noises but also causing the voltage dipping issue. 
IV. EXPERIMENTAL VERIFICATION 
Experiments are performed with a 100-W two-switch buck-
boost PFC rectifier prototype to demonstrate the effectiveness 
of the voltage sensorless control design. The detailed 
specifications of the rectifier, the ICVC circuit, and the AMD 
circuits are given in Table III. The design of the rectifier is 
based on the procedures described in [21]. Additionally, 
following (11), the ICVC circuit is designed to have a dc gain 
of 1/50 such that the outputs of the voltage sensorless controller 
fall within the Analog-to-Digital-Converter (ADC) compatible 
voltage range used in the prototype for digital control. The 
overall circuit diagram of the voltage sensorless controller is 
shown in Fig. 13, of which the diodes D1‒ D4 are used to 
generate a blanking period to prevent the potential current 
spikes of iL from propagating to the AMD circuits at the 
switching instances, and the diodes D5 and D6 are used to switch 
between switching state 3 and 4 for estimating vc. An enhanced 
automatic-power-decoupling controller (E-APD) based on 
feedback linearizations theory is further employed to control 
the overall system in a closed-loop. The detailed controller 
design follows that reported in [26], [27] and is not repeated 
here. A photograph of the laboratory prototype is shown in Fig. 
14. The power density of this 100-W prototype (without the 
controller) is measured at 25.4 W/in3 by component. It should 
be noted that both the two-switch PFC rectifier and the 
controller are for proof-of-concept only and are not optimized 
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for the final product. The size of the proposed controller can be 
greatly reduced by turning it into a control IC through a mixed 
signal analog/digital process. This is, however, out of the scope 
of this paper.  
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Fig. 13. Detailed circuit diagram of the proposed voltage sensorless 
controller. 
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Fig. 14. A photograph of the tested prototype of the two-switch PFC 
rectifier and the proposed voltage sensorless controller. 
A. Performance of the Voltage Estimator 
Fig. 15(a) shows the steady-state output waveform of ICVC 
(i.e., v''L) operating at full load, with the zoom-in waveforms 
shown in Fig. 15 (b)−(c) respectively at point A (PPB capacitor 
charging phase) and B (PPB capacitor discharging phase). 
Three voltage levels can be observed in the waveforms. These 
observations agree well with the theoretical analysis given in 
Section II. The settling time regarding the rising and falling 
edges of v''L is around 2 μs, indicating that the minimum duty 
ratio dmin that can be identified is 5%. This matches closely with 
the theoretical value of 4.78% given in Section III.  
Fig. 16 shows the respective actual and estimated (without 
signal interpolation) waveforms of |𝑣𝑎𝑐|, vdc, and vc in steady 
state. Both sets of waveforms are captured simultaneously using 
two oscilloscopes. Generally, the estimated voltage signals 
follow similar wave shapes as the actual voltage signals with a 
scaling factor of around 1/50. The sudden voltage dips around 
the peaks and the valleys of can also be seen, and the reason 
for their existence is explained in Section III-D. Interpolation is 
then performed by the digital controller during voltage dipping 
period to reduce the estimation error, as marked out using the 
red dotted line. The maximum ε (after signal interpolation) are 
given in Table II. The measured ε are closed to the designed 
values stated in Table II.  
The dynamic performances of the designed voltage sensorless 
controller are also examined. 
Fig. 17 (a) and (b) illustrate the transient waveforms of the 
actual and the estimated (without signal interpolation) |𝑣𝑎𝑐|, vdc, 
and vc for a step change of vac from 90 Vrms to 110 Vrms, and 
Fig. 18 (a) and (b) illustrate the transient waveforms when there 
is a step change in the reference of vdc from 95 V to 105 V. As 
the voltage (envelop) estimations are updated in a cycle-by-
cycle manner, the responses of the voltage sensorless controller 
are sufficiently fast for closed-loop control. Moreover, as the 
switching states are exactly differentiated by the demultiplexer, 
there are no cross-interference issues among the estimated 
voltages. The voltage sensorless controller is thus reliable. 
B. Performance of Two-Switch Buck-Boost Rectifier with 
Voltage Sensorless Control 
 
 
Table III. Key Specifications of the Prototype.  
PFC rectifier 
Rated power Po 100 W AC line frequency 60 Hz 
Peak AC 
voltage Vac 
155 V 
Power-buffering 
capacitor C 
10 μF 
DC output 
voltage Vdc 
100 V 
Switching 
frequency fs 
25 kHz 
Output 
capacitor Cdc 
10 μF (film) Inductor L 2.5 mH 
Diode bridge UF5404-E3/54 Diode DA SCS206AGC 
SA and SB AOT20S60 Current sensor LTSR 6-NP 
ICVC 
m Ra Rb Ca Cb 
20 750 Ω 15 Ω 390 pF 22 nF 
AMD 
τ1 1/556 τ2 1/45 τ3 1/300 τ4 1/300 
R1 150 kΩ R2 150 kΩ R3 1 MΩ R4 1 MΩ 
C1 1.2 nF C2 150 nF C3 3.3 nF C4 3.3 nF 
Other Components  
OPA Demultiplexer Diode D1‒D6 R 
LM7171 74HC4052 CUS08F30 1 MΩ 
 
 
 
A B Time: [5 ms/div]
v''L:  [2 V/div]
A Time: [20 μs/div]
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V'4
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(a)                  (b)                 (c) 
Fig. 15. Measured waveforms of (a) the ICVC’s output v''L  and its zoom-in waveforms at (b) point A (PPB capacitor charging phase) and (c) point B 
(PPB capacitor discharging phase).
 
ˆ
c
v
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
vdc:  [50 V/div]
│vac│:  [100 V/div]
vc:  [100 V/div]
Time: [10 ms/div]
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vc:  [2 V/div]
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>
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(b) 
Fig. 16. Measured waveforms of the respective (a) actual voltages and 
(b) estimated voltages in steady state. 
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(b) 
Fig. 17. The measured waveforms of the (a) actual and (b) estimated 
voltages during step changing vac. 
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(b) 
Fig. 18. The measured waveforms of the (a) actual and (b) estimated 
voltages during step changing v*dc. 
vc:  [100 V/div]
vdc:  [50 V/div]
vac:  [100 V/div] iac:  [2 A/div]
Δvdc =5.0 
V
PF = 0.990, 
THD = 3.6 %
Time: [20 ms/div]
 
(a) 
vdc:  [50 V/div]
vac:  [100 V/div] iac:  [2 A/div]
Δvdc =7.3 
V
vc:  [100 V/div]
Time: [20 ms/div]
PF = 0.982, 
THD = 4.7 %
 
(b) 
Fig. 19. The measured waveforms of the rectifier (a) without (by using 
three isolated voltage sensors) and (b) with the voltage sensorless 
controller in steady state. 
vc:  [100 V/div]
vdc:  [50 V/div]
vac:  [100 V/div]
Time: [20 ms/div]
Vac_rms =90 VVac_rms =110 V  
(a) 
Time: [20 ms/div]
vc:  [100 V/div]
vac:  [100 V/div]
iac:  [2 A/div]
vdc:  [10 V/div]
vdc =95 V*vdc =105 V*  
(b) 
Fig. 20. Dynamic waveforms of the rectifier with voltage sensorless 
control under (a) vac step down and (b) vdc
* step down. 
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Fig. 19 gives a comparison of the steady-state waveforms of 
the rectifier without (by using three isolated voltage sensors) 
and with the voltage sensorless controller. In both cases, (i) iac 
is sinusoidal and in phase with vac, (ii) vdc is tightly regulated at 
100 V with a small voltage ripple, and (iii) vc is varying 
significantly at double-line frequency indicating pulsating 
power is being buffered. Compared to the waveforms without 
voltage sensorless controller, the performance of the rectifier 
with the designed sensorless controller is slightly degraded with 
(i) the peak-to-peak voltage ripple of vdc being increased from 
5.0 V to 7.3 V, (ii) the power factor (PF) being decreased from 
0.99 to 0.98, and (iii) the total harmonic distortions (THD) 
being increased from 3.6% to 4.7%. The slight degradations in 
performance are attributed to the estimation errors. 
The dynamic performances of the rectifier with the voltage 
sensorless control are further investigated by having a step 
change in the values of vac and vdc*. First, Vac_rms is stepped down 
change from 90 Vrms to 110 Vrms, and then vdc* is stepped 
down from 105 V to 95 V. As shown in Fig. 20(a), iac quickly 
adjusts its magnitude to generate a 100-W output power without 
disturbing vdc in the event of a step change of vac. Similarly, 
from Fig. 20(b), it can be seen that vdc quickly tracks its set 
reference within a settling time of 2 ms in the event of a step 
change of vdc*. These results demonstrate the feasibilities of the 
designed voltage sensorless controller for practical 
applications. 
V. CONCLUSIONS 
Existing controllers for regulating single-phase PFC rectifiers 
with active pulsating power buffering function require the use 
of more than four sensors. For the first time, this paper reports 
a voltage sensorless control technique for regulating this 
emerging class of single-phase PFC rectifiers featuring only 
one current sensor. The basic operating principle of the 
proposed controller originates from that of the conventional 
voltage sensorless control methods for regulating a single-
switch power converter. However, due to more switching states 
and state variables that must be measured, conventional voltage 
sensorless control methods cannot be readily employed for 
controlling this new type of PFC rectifier. The specific 
challenges involved are therefore detailed and the controller 
design guidelines (for the inductor current to voltage converter, 
the amplitude-modulation demodulators, and the compensation 
for the voltage dips) are explained. The feasibilities of 
exploiting the inductor’s terminal voltage to predict all the 
voltage information are validated via a 100-W two-switch 
buck-boost PFC prototype. Future work, in particular the use of 
a coupled winding to obtain the inductor’s terminal voltage for 
further performance advancement, will be investigated. 
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